A VLSI design for an efficient multiprocessor cache memory
نویسندگان
چکیده
منابع مشابه
An Efficient LUT Design on FPGA for Memory-Based Multiplication
An efficient Lookup Table (LUT) design for memory-based multiplier is proposed. This multiplier can be preferred in DSP computation where one of the inputs, which is filter coefficient to the multiplier, is fixed. In this design, all possible product terms of input multiplicand with the fixed coefficient are stored directly in memory. In contrast to an earlier proposition Odd Multiple Storage ...
متن کاملParallel VLSI test in a shared-memory multiprocessor
This paper presents three parallel procedures implemented in a shared-memory multiprocessor to generate the patterns that allow the testing of digital circuits. The implementation of these procedures in a multiprocessor uses the system memory better than in a distributed-memory multicomputer, since it is not necessary to store the circuit structure in the local memory of each processor, besides...
متن کاملEfficient ICCG on a Shared Memory Multiprocessor
In this paper we discuss different approaches for exploiting parallelism in the ICCG method for solving large sparse symmetric positive ,lefinite systems of equations on a shared memory parallel computer. Techniques for efficiently solving triangular systems and computing sparse matrix-vector prodm:ts are explored. Three methods for scheduling the tasks in solving triangular systems are impleme...
متن کاملAn Efficient Hybrid Cache Coherence Protocol for Shared Memory Multiprocessors
{ This paper presents a new tree-based cache coherence protocol which is a hybrid of the limited directory and the linked list schemes. By utilizing a limited number of pointers in the directory, the proposed protocol connects the nodes caching a shared block in a tree fashion. In addition to the low communication overhead, the proposed scheme also contains the advantages of the existing bit-ma...
متن کاملMultiprocessor Cache Coherence Based on Virtual Memory Support Proposed Running Head: Virtual Memory Based Cache Coherence
Virtual memory based cache coherence is a mechanism that relies only on hardware that already exists on the microprocessors of a shared memory multiprocessor system, yet dynamically detects and resolves potential cache inconsistencies using virtual-memory techniques. The key feature of the approach is that the virtual memory translation hardware on each processor is used to detect shared access...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Computers & Electrical Engineering
سال: 1990
ISSN: 0045-7906
DOI: 10.1016/0045-7906(90)90003-x